torch.compile (inductor)
conv transposed 2D asymmetric input square kernel dilated padded strided · width_in = 128 · height_in = 64 · batch_size = 16 · in_channels = 32 · fp32 · run 01a03f0e-f849…
●passedReported evidence
Not re-observed recently.
Primary measurement
2.58ms±0.00 · mean of 100
Rank 2 in its comparison group · source-native comparison · observed 2026-03-05
max ms 2.61 · min ms 2.55 · std ms 0.0118 · mean ms 2.58
Identity
implementationtorch.compile (inductor)
projectPyTorch
revisionunknown
workloadwidth_in = 128 · height_in = 64 · batch_size = 16 · in_channels = 32 · fp32
comparison keysha256:abd87a52bead85f2…
sourceKernelBench baseline timings
external idH100_PCIe_LambdaLabs/torch-compile-inductor/level1/81_conv_transposed_2D_asymmetric_input_square_kernel___dilated____padded____strided__.py
sha256:f60832abfd8f0c935244d1a…
Correctness
Marked passed by the source; the correctness policy was not published.
Workload
width_in128
height_in64
batch_size16
in_channels32
xfp32 [16, 32, 64, 128]
definition comparatornot_asserted
Measurements
latency · max2.61 ms · n=100
latency · mean2.58 ms · n=100
latency · min2.55 ms · n=100
latency · std11.8 µs
Protocol
harnessKernelBench timing scripts
timercuda_events
primaryStatisticmean
comparabilityFamilykernelbench_baseline_timing
Environment
gpuNVIDIA H100 (sm_90)
Artifacts
No artifacts published with this run.
Replications and notes
No attestations yet.
Community attestations. They never change the evidence level; only a KernelIndex-controlled rerun does.
Add a reproduction or note
Canonical manifest
Show manifestHide manifest
{
"run": {
"kind": "BenchmarkRun",
"spec": {
"status": "passed",
"timing": {
"samples": 100,
"latencyNs": {
"mean": 2580000,
"maximum": 2610000,
"minimum": 2550000,
"confidence95": [
2577687,
2582313
]
},
"primaryStatistic": "mean"
},
"observedAt": "2026-03-05T08:38:15.000Z",
"measurements": [
{
"unit": "ns",
"value": 11800,
"metric": "latency",
"statistic": "std"
}
],
"sourceNative": {
"source": "kernelbench",
"metrics": {
"max_ms": 2.61,
"min_ms": 2.55,
"std_ms": 0.0118,
"mean_ms": 2.58
},
"benchmark": "H100_PCIe_LambdaLabs/baseline_time_torch_compile_inductor_default.json",
"externalId": "H100_PCIe_LambdaLabs/torch-compile-inductor/level1/81_conv_transposed_2D_asymmetric_input_square_kernel___dilated____padded____strided__.py"
},
"protocolDigest": "sha256:547725b033a9911eae0c5ac362344a85aed824894ed4ab476af945b9bb491ea6",
"workloadDigest": "sha256:eff59285fe62752be38fdf5e0d388322ab0ba2092bc7e1a573c5b73d7125f00d",
"environmentDigest": "sha256:89f9b28b06758f22a1df331fea58bfde2c9cc0f3627d1829509743ea538f0011",
"implementationDigest": "sha256:249b46f36c21010def063ca4f97d47b56ea330cde495e13951a1bd7a44e669b9"
},
"metadata": {
"name": "kernelbench-h100-pcie-lambdalabs-torch-compile-inductor-l1-81-conv-transposed-2d-asymmetric-input-sq",
"title": "conv transposed 2D asymmetric input square kernel dilated padded strided · torch.compile (inductor) · Lambda Labs"
},
"apiVersion": "kernelindex.dev/v1alpha1"
},
"protocol": {
"kind": "BenchmarkProtocol",
"spec": {
"harness": {
"name": "KernelBench timing scripts",
"repository": "https://github.com/ScalingIntelligence/KernelBench"
},
"measurement": {
"timer": "cuda_events",
"primaryStatistic": "mean"
},
"comparability": {
"notes": "Mean of 100 timed forward passes (CUDA events, warm-up excluded) of the reference module on fixed inputs; the 95% interval is the mean's, from the reported standard deviation. The upstream JSON records no torch or CUDA version. Comparable only within one problem and one timing host.",
"family": "kernelbench_baseline_timing"
}
},
"metadata": {
"name": "kernelbench-timing-v1",
"title": "KernelBench baseline timing"
},
"apiVersion": "kernelindex.dev/v1alpha1"
},
"environment": {
"kind": "ExecutionEnvironment",
"spec": {
"hardware": {
"vendor": "nvidia",
"product": "NVIDIA H100",
"formFactor": "PCIe",
"architecture": "sm_90"
},
"software": {}
},
"metadata": {
"name": "kernelbench-h100-pcie-lambdalabs",
"title": "KernelBench host · H100 PCIe (Lambda Labs)"
},
"apiVersion": "kernelindex.dev/v1alpha1"
}
}Cite this record (permalink, digest, access date)